74HC138D Circuit Board Chips 3- to -8 line decoder / demultiplexer / inverting

3-to-8 line decoder/demultiplexer; inverting

Features and benefits
 Demultiplexing capability
 Multiple input enable for easy expansion
 Complies with JEDEC standard no. 7A
 Ideal for memory chip select decoding
 Active LOW mutually exclusive outputs
 ESD protection:  HBM EIA/JESD22-A114F exceeds 2000 V
 MM EIA/JESD22-A115-A exceeds 200 V  Multiple package options
 Specified from −40 °C to +85 °C and from −40 °C to +125 °C
 
General description
The 74HC138; 74HCT138 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). 
 
The 74HC138; 74HCT138 decoder accepts three binary weighted address inputs (A0, A1 and A3) and when enabled, provides 8 mutually exclusive active LOW outputs (Y0 to Y7).
 
The 74HC138; 74HCT138 features three enable inputs: two active LOW (E1 and E2) and one active HIGH (E3). Every output is HIGH unless E1 and E2 are LOW and E3 is HIGH. This multiple enable function allows easy parallel expansion of the 74HC138; 74HCT138 to a 1-of-32 (5 lines to 32 lines) decoder with just four 74HC138; 74HCT138 ICs and one inverter.
 
Pinning information

STOCK LIST